



Status of the GPS-Trigger Board V.2

A. Corvaglia







- Differences between V.1 and V.2 GPS-Trigger board
- Signals integrity test
- Tests of data transfer on VME bus





Board V.1 vs. V.2





V.2 Arrived at March 23rd , 2017





Board V.1 vs. V.2



- Board V. 1 :
- J1 MRPC
- J7 CLRS/RST
- J14 CLK
- J8 Trigger

Board V.2

- J1 MRPC
- J7/J14 connectors full compatible with CONTROL port of TDC (CRST/TRG/CLR/CLK)







Test 1: IN Odsn (bridge) TTL \rightarrow Out CLR (TDC1/2) ECL















PPS Trigger CRST





Test 3:

-IN PPS (GPS Int/Ext) TTL \rightarrow Out Trigger (TDC1/2) ECL -IN PPS (GPS Int/Ext) TTL \rightarrow 1.5µs delay \rightarrow Out CRST (TDC1/2) ECL



Museo Storico della Fisica e Centro Studi e Ricerche Enrico Fermi







VME BUS test



V 1718_	GPS_PC.vi			-	. 🗆	\times
File Edit	View P	roject Opera	ate Tools	Window	Help	•
Bridge T V171 Link D Board N D Stop ST(ype 8 umber	() () () () () () () () () () () () () (Time 0007 E104 0A06 3A2D Latitud 40,335 Longitu 18,111	ine 71287 Jdine 21442	Time UTC 2017 4 10 6 58 45 58 45 Sat. 12 sec. PC 45	
<						> .

After 7.5 hours of data acquisition (~27000 events)

- Time
 - 0 errors of seconds
- Position
 - Latitude/longitude differences between subsequent measurements <10⁻⁴ degrees (according to GSP standard)







- Tests given good results

- Tests to be done
 - Noise Immunity
 - Acquisition with EEE DAQ